Rec'd PCT/PTO -13, NAY 2005 8 1 7 10 15 35 0 6 0 2 7. 10. 03

Europäisches **Patentamt** 

European **Patent Office**  Office opéen des brevets

10 NOV 2003 REC'D

PCT WIPO

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application conformes à la version described on the following page, as originally filed.

Les documents fixés à cette attestation sont initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr.

Patent application No. Demande de brevet nº

02079809.6

Der Präsident des Europäischen Patentamts; Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets p.o.

R C van Dijk

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)





Office européen des brevets



Anmeldung Nr:

Application no.: 02079809.6

Demande no:

Anmeldetag:

Date of filing: 19.11.02

Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

Koninklijke Philips Electronics N.V. Groenewoudseweg 1 5621 BA Eindhoven PAYS-BAS

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description. Si aucun titre n'est indiqué se referer à la description.)

Method for a receiver

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s) revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/Classification internationale des brevets:

H04S/

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

Method for a receiver

1

18.11.2002 EPO - DG 1

19. 11. 2002

91

The invention relates to a method for a receiver, a receiver and a stereo decoder for a receiver having a signal path incorporating a tuner, a frequency demodulator circuit for supplying an analog stereo multiplex signal comprising a baseband stereo sum signal, a 19 kHz stereo pilot and a stereo difference signal, which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, a sampler for converting the analog stereo multiplex signal into a time discrete digital stereo multiplex signal and the stereo decoder for decoding the time discrete digital stereo multiplex signal into a time-discrete digital stereo sum and a time discrete digital stereo difference signal.

In a frequency modulated stereo multiplex signal, the stereo signal is double side band with suppressed carrier, DSB-SC for short, modulated on a 38 kHz carrier. A 19 kHz pilot tone in the multiplex signal is used to reconstruct the carriers phase and frequency for the demodulation. As a consequence of the double side band with suppressed carrier, the same stereo information is present in both, the lower side band from 23-38 kHz and the upper side band from 38-53 kHz. However, after frequency modulated transmission and demodulation, the noise power spectral density is a rapidly increasing function of frequency, i.e. the noise is much higher in the upper side band than in the lower side band. Therefore a stereo decoder that uses only the lower side band stereo information, will have a better performance.

For achieving this, a halfband filter with a finite impulse response, FIR halfband filter for short, with perfect anti-symmetrical amplitude response around exactly 38 kHz can be used, such that the upper and lower side band perfectly reconstruct the stereo signal when they fold together, even though most of the upper side band is suppressed. The 38 kHz mentioned must of course be phase-locked to the 19 kHz pilot tone in the stereo multiplex signal.

25

20

5

10

15

In order to obtain a digital filter with perfect symmetry around 38 kHz, two possible solutions are described in EP 05 12 606 B1 and EP 02 075 981, which is not published yet. In EP 05 12 606 B1 it is solved by phase-locking a sample frequency of an

18.11.2002

analog digital converter on a multiple of 38 kHz, such that an ordinary FIR halfband filter with -6 dB at a half of the sampling frequency, F<sub>s</sub>/2 for short, will do. In EP 02 075 981 it is solved by complex modulating the stereo multiplex signal to direct current, followed by a complex halfband FIR with -6dB at direct current.

5

It is an object of the invention to present a simple method for a receiver, a simple receiver and a simple stereo decoder for a receiver decoding the time discrete digital stereo multiplex signal.

10

This object is solved with the features of the coordinated claims 1, 5 or 9. The analog stereo multiplex signal is converted into a time discrete digital stereo multiplex signal and then the time discrete digital stereo multiplex signal is shifted over a frequency of 19 kHz. This means that after the shifting the pilot tone lies in DC and is ready to be extracted by a low pass filter supplying a phase locked loop.

15

Advantageously the 19 kHz shifted signal is further shifted with 19 kHz. That means, that the double sideband of the amplitude modulated signal lies with its middle at DC and from the signal shifted twice the stereo difference signal will be extracted by a decimation filter. Only with two frequency shiftings the pilot tone and the stereo difference signal are ready to be extracted and then to be supplied.

20

25

Advantageously in front of the decimation filter a lower sideband of the stereo difference signal is extracted from the signal shifted twice by a complex filter. If the complex filter is left out, and immediately after modulation only the real part is used, the both side bands of the stereo signal fold together resulting in an ordinary DSB-SC demodulation. Therefore, the same receiver can be used for both an ordinary stereo decoder, where both side bands are used, and a better stereo decoder that only uses the lower side band. The only difference in the receiver is the complex filter. In software, this complex filter can be regarded as an upgrade, if it is added, more million instructions per second, MIPS for short, are required, but the audio quality is higher.

**30** .

Advantageously the stereo sum signal is extracted from the time discrete digital stereo multiplex signal in a parallel branch by a second decimation filter. The decimation filter in both branches, one for the decoding of the stereo sum signal and one for the decoding of the stereo difference signal are identically.

5

10

15

20

25

30



An embodiment according to the invention will now be described with reference to a drawing, in which:

Fig. 1 shows a block diagram of a receiver,

Fig. 2 shows a block diagram of a stereo decoder,

Fig. 3 shows a diagram with a stereo multiplex signal and a filter curve, and

Fig. 4 shows a complex halfband filter amplitude response.

Figure 1 shows a receiver 1 with an antenna 2. The receiver 1 has a signal path 3 incorporating a tuner 4, a frequency demodulator circuit 5 for supplying an analog stereo multiplex signal comprising a baseband stereo sum signal, also called mono signal L+R, a 19 kHz stereo pilot tone and a stereo difference signal, also called stereo signal L-R, which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, an A/D converter 6, sampler for short, for converting the analog stereo multiplex signal into a time discrete digital stereo multiplex signal and a stereo decoder 7 for decoding the time discrete digital stereo multiplex signal into a time-discrete digital stereo sum and a time discrete digital stereo difference signal. The A/D converter 6 supplies the time discrete digital stereo multiplex signal, time discrete digital MPX for short, to the stereo decoder 7 via input 8. The stereo decoder 7 comprises a first signal branch 9 incorporating a second demodulator 10, a complex filter 11, a low pass decimation filter 12, extracting the stereo signal L-R, a downsampler 13 and an output 14. The output 14 supplies the time discrete digital stereo difference signal L-R. The stereo decoder 7 comprises a second parallel signal branch 15 incorporating a second low pass decimation filter 16, extracting the mono signal L+R, a second downsampler 17, and a second output 18. The second output 18 supplies the time discrete digital stereo sum signal L+R.

Figure 2 shows the second demodulator 10, which comprises a first frequency shifting circuit 21, also called phase rotator circuit and a second frequency shifting circuit 22, also called phase rotator circuit, a low pass filter 23, LPF for short, and a phase locked loop 24, PLL for short. The phase rotators circuits 21 and 22, phase rotators for short, are serial and identically implemented. The first phase rotator 21 comprises three inputs 25 - 27 defining input signals x\_in, y\_in and z\_in and three outputs 28 - 30 defining output signals x\_out, y\_out and z\_out and the second phase rotator 22 comprises three inputs 31 - 33 also defining input signals x\_in, y\_in and z\_in and three outputs 34 - 36 also defining output signals x\_out, y\_out and z\_out. The input 25 is supplied with the MPX signal. The input 26 is

5

10

15

20

25

30

18.11.2002

supplied with logic zero, the input 27 and 33 are supplied with the phase signal of the phase locked loop. The outputs 28 and 29 are connected with the inputs 31 and 32. The low pass filter 23 is connected to the output 28. The both outputs 34 and 35 are connected to the complex filter 10 and supply a real and a imaginary stereo signal. The outputs 30 and 36 are not used. The PLL 24 supplies the inputs 27 and 33.

Figure 3 shows the MPX signal and a curve of a halfband filter with -6 db at 38 kHz,

Figure 4 shows an amplitude response of a complex halfband filter.

The function of the stereo decoder 7 can be described as follows:

The MPX signal at the input 8 is supposed to be sampled at 106 kHz or higher, such that the stereo signal frequencies until 53 kHz are present. The mono signal is extracted by decimating the MPX signal with factor X to the desired audio sample rate. An extra low pass filter, not shown, is needed at the end of the branch 15 to remove pilot tone leftovers. The decimation filter 16 can in principle be any kind of decimation filter and is not necessarily an FIR filter. The stereo signal L-R is obtained by demodulating the MPX signal from –38 kHz to direct current, which corresponds to a frequency shift over +38 kHz, followed by a complex filtering and then by exactly the same decimation and filtering as for the mono signal L+R. Direct current, DC for short, means, that there is no frequency or the frequency is nil. If there is a frequency shift over 38 kHz, the double sideband of the stereo difference signal is with its middle in DC.

The MPX signal is shifted over +38kHz using complex phase rotators 21 and 22. The shifted MPX signal is a complex signal with the lower side band of the stereo signal at frequency interval from 0-15 kHz, and with the upper side band of the stereo signal at negative frequencies -15-0 kHz. The complex filter 11 is a shifted halfband filter with -6dB at DC, suppressing the negative frequencies and passing the positive frequencies.

Fig. 4 shows the amplitude response of the complex halfband filter 11 from  $-F_s/2$  to  $F_s/2$  on a linear scale. When applied to the shifted MPX signal resulting in an operation similar to the filter shown in figure 3.

The same result is obtained by shifting over -38 kHz and filtering with a shifted halfband filter that suppresses the positive frequencies. After taking the real part, positive and negative frequencies fold together anyway.

The shifting is done in two stages of +19 kHz, such that a PLL 24 can lock on the 19 kHz pilot tone, which is at DC after the first phase rotator 21. The LPF 23 suppresses the audio components in the PLL loop, since these are noise with regards to the pilot tone at

18.11.2002

DC. The output signal of the PLL 24 is a sawtooth signal at 19 kHz, locked on the pilot tone. The operation of the phase rotators 21 and 22 is described by:

$$x_{out} = x_{in} \cos (\pi z_{in}) - y_{in} \sin (\pi z_{in})$$
  
 $y_{out} = y_{in} \cos (\pi z_{in}) + x_{in} \sin (\pi z_{in})$ 

5 or in complex notation:

10

15

$$(x_{in} + j y_{in}) = (x_{in} + j y_{in}) e^{j\pi z_{in}}$$

That means a complex modulation or in other words a frequency shifting of the input signal with the frequency of the z\_in signal. The phase rotators 21 and 22 are micro Processors, μProcessors for short, in which vectors in the complex plane are rotated over a given angle. The phase rotators 21 and 22, which are in the complex domain, are identically implemented. All the other filters 12, 13, 16 and 17 are in the real domain. The decimation chains with filters 12, 13, 16 and 17 for the mono and the stereo signal are identical, so the same filter coefficients are used. If the complex filter 11 is left out, and immediately after modulation only the real part is used, the both side bands of the stereo signal fold together resulting in an ordinary DSB-SC demodulation. Therefore, the same block diagram can be used for both an ordinary stereo decoder, where both side bands are used, and a better stereo decoder that only uses the lower side band. The only difference in the block diagram is the complex filter 11. In software, this complex filter can be regarded as an upgrade, if it is added, more million instructions per second, MIPS for short, are required, but the audio quality is higher.

EPO - DG 1 18.11.2002

CLAIMS:

5

10

15

19. 11. 2002



1. Method for a receiver having a signal path incorporating a tuner, a frequency demodulator circuit for supplying an analog stereo multiplex signal comprising a baseband stereo sum signal, a 19 kHz stereo pilot and a stereo difference signal, which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, a sampler for converting the analog stereo multiplex signal into a time discrete digital stereo multiplex signal and a stereo decoder for decoding the time discrete digital stereo multiplex signal into a time-discrete digital stereo sum and a time discrete digital stereo difference signal, wherein the analog stereo multiplex signal is converted into a time discrete digital

stereo multiplex signal and

then the time discrete digital stereo multiplex signal is shifted over a frequency of 19 kHz.

- 2. Method as claimed in claim 1, wherein the 19 kHz shifted signal is further shifted with 19 kHz and then the stereo difference signal is extracted by a low pass filter.
- 3. Method as claimed in claim 2, wherein in front of the low pass filter a lower sideband of the stereo difference signal is extracted by a complex filter from the signal shifted twice.
- 4. Method as claimed in one or more of the preceding claims 1 to 3, wherein the stereo sum signal is extracted from the time discrete digital stereo multiplex signal in a parallel branch by a second low pass filter.
- 5. Receiver having a signal path incorporating a tuner, a frequency demodulator circuit for supplying an analog stereo multiplex signal comprising a baseband stereo sum signal, a 19 kHz stereo pilot and a stereo difference signal, which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, a sampler for converting the analog stereo multiplex signal into a time discrete digital stereo multiplex signal and a stereo decoder for decoding the time discrete digital stereo multiplex signal into a time-discrete

digital stereo sum and a time discrete digital stereo difference signal, wherein the stereo decoder comprises two serial frequency shifting circuits.

- 6. Receiver as claimed in claim 5, wherein the stereo decoder comprises a low pass filter extracting the stereo difference signal.
  - 7. Receiver as claimed in claim 5 and/or 6, wherein the stereo decoder comprises a complex filter extracting a lower sideband of the stereo difference signal.
- 10 8. Receiver as claimed in one or more of the preceding claims 5 to 7, wherein the stereo decoder comprises a second low pass filter extracting the stereo sum signal in a parallel branch.
- 9. Stereo decoder in a receiver with a frequency demodulator circuit, wherein the stereo decoder comprises two serial frequency shifting circuits.
  - 10. Stereo decoder as claimed in claim 9, wherein the frequency shifting circuits are phase rotators.

18.11.2002

ABSTRACT:

EPO-DG1

19. 11. 2002.

91)

The invention refers to a method for a receiver (1) having a signal path (3) incorporating a tuner (4), a frequency demodulator circuit (5) for supplying an analog stereo multiplex signal comprising a baseband stereo sum signal, a 19 kHz stereo pilot and a stereo difference signal, which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, a sampler (6) for converting the analog stereo multiplex signal into a time discrete digital stereo multiplex signal and a stereo decoder (7) for decoding the time discrete digital stereo multiplex signal into a time-discrete digital stereo sum and a time discrete digital stereo difference signal. According to the invention the analog stereo multiplex signal is converted into a time discrete digital stereo multiplex signal and then the time discrete digital stereo multiplex signal is shifted over a frequency of 19 kHz to extract the pilot tone.


Fig. 1


5

10

19, 11, 2002










FIG. 3




FIG. 4